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^ S ^ ABSTRACT 
Abstract 
This project presents a new digital controlled oscillator (DCO) circuit which has a 
very simple structure with high resolution and linearity. D C O actually provides the same 
function as a voltage controlled oscillator (VCO), but with digital input signal instead. It is 
the heart ofthe digitally-implemented phase locked loop OPLL) and its performance will 
mainly determine how the whole PLL circuit works. As a result of the simple structure, the 
new D C O also consumes less power compared to other common D C O designs. Moreover, 
it provides a solution to the problems oflinearity and resolution faced by the conventional 
designs. Another added feature of this new design is that the output signal can be phase-
locked to an external input signal. The tracking range is about 25MHz. A four bit D C O test 
circuit was fabricated with a 0.7^ im C M O S N-well technology. The test circuit has a die 
size of 0.022mm^ and an operating frequency range from 26MHz to 130MHz. The 
measured power consumption is less than 50mW. Besides, this circuit can provide high 
flexibility for design by different sizing of the transistors and can be chosen to act as a 
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Integrated phase-locked loops (PLL) have been widely used for application on 
microprocessors. A voltage controlled oscillator CVCO) is a key element in the PLL. But 
some ofthe conventional PLL circuits lack in the linearity of the frequency characteristic 
and require a /2 divider and the other needs complex circuits. [11] 
A digital controlled oscillator (DCO) is the digital counterpart of voltage controlled 
oscillator (VCO) in a digital phase locked loop OPLL) and is a very important building 
block in modem communication circuits. The commonly used D C O designs are: the 
divided byNcounter [3], the increment-decrement counter [3][4], and the controlled delay 
ring oscillator [5]. All of these circuits suffer from some kinds of problems, such as limited 
resolution, poor linearity, high circuit complexity, and high power consumption. This 
project presents a new D C O circuit which consists of a D/A converter and an injection-
locked oscillator (ILO). The main advantages of this new circuit are its simple structure, 
high resolution and good linearity. [1] 
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1.2 Different DCO available 
There are some D C O available in the market. The common types are: 1. Divided 
by N counter, 2. Increment-decrement counter, and 3. Controlled delay ring oscillator. 
1.2.1 Divided by N counter 
This type of D C O is the simplest one and includes a main digital block, a counter 
(See Figure 1-1). Its function is to scale down the signal generated by a high-frequency 
oscillator operating at a fixed frequency. Usually, this fixed frequency is much higher than 
the one needed. The output signal of a digital loop filter is fed back to the phase detector to 
control the scaling factor N.[3: 
N modulus p—""-~~"~*~~^~  
fmm control OUT . trom > fN counter — \ 
loop filter J _ 
^ " ^ ^ 
( ^ ^¾^ Fixed high-frequency oscillator 
• Figure 1-1 Block diagram of a +N counter DCO 
1.2.2 Increment-decrement counter 
Another D C O type is increment-decrement (ID) counter shown in Figure 1-2. 
From Figure 1-2, the ID counter has three inputs, a clock input (ID clock), an increment 
(rNC), and a decrement (DEC) input. This D C O is intended to operate in conjunction with 
the loop filters that generate C A R R Y and B O R R O W pulses. These pulses will alter the 
output frequency of the oscillator. The operation of the ID counter, with different 
combinations of the C A R R Y and B O R R O W inputs, follows from the waveforms shown 
inFigure 1-3. [3][4] 
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10 clock ^ CP 
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• Figure 1-2 Block diagram of an ID counter DCO 
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• Figure 1-3 Waveforms diagram to show how an ID counter works 
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1.2.3Controlled delay ring oscillator 
A controlled delay ring oscillator is actually modified from a ring oscillator by 
adding some loads and the basic component in the oscillator is shown in Figure 1-4. The 
output frequency of the D C O is controlled by selectively turning on or off the pmos and 
nmos loads, which varies the drain current of the inverter cell and changes the delay time 
of the inverter chain. [5][6] 
VDD 
~c ~c ~c ~c ~< • • • 
1.2um*256 1.2um*128 1.2um *64 1.2um*32 1.2um*16 
Input ^ J Output 
rz> > o D 
z 
1.2um*128 1.2um*64 1.2um *32 1.2um*16 1.2um*8 
• • • 
V 
• Figure 1-4 Circuit diagram of a controlled delay ring oscillator 
1.3 Problems suffered from these circuits 
The commonly used D C O may suffer from some kinds of problems. They may 
have limited resolution, poor linearity, high circuit complexity, high power consumption 
and high frequency generator needed. For example, divided by N counter and ID counter 
D C O only provide limited resolution as the range of N value cannot be very large. 
Besides, very high frequency generator has to be used. The linearity of the output is also 
poor because the output is obtained from the division of a constant frequency. The 
controlled delay ring oscillator has many M O S transistors and thus costs more power. 
Moreover, this modified ring oscillator gives poor linearity of the output frequency.[6] 
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1.4 Characteristics of the proposed circuit 
The proposed circuit possesses the main advantages of simplicity, low power 
consumption, high resolution and good linearity. 
Firstly, the circuit works with a simple structure of only 15 M O S transistors and 
even two more bits can be added with a couple of additional transistors. Low circuit 
complexity leads to less power consumption comparing to the one with over 50 
components. Moreover, the significant difference in the number of transistors leads to the 
large difference in spaces. Besides, another proposed feature of this circuit is to provide 
high resolution. Linearity is also considered to overcome the problems most common 
D C O designs face. 
This chapter (Chapter 1) introduces some of the common D C O designs, then states 
their problems and the characteristics of the proposed circuit. 
Chapter 2 reviews the background theory of the oscillators, ring oscillator, 
differential pair, injection lock oscillator (ILO) and digital controlled oscillator (DCO). 
Chapter 3 introduces the basic theory and the design characteristics of the circuit 
components, the digital-to-analog (D/A) converter and the injection lock oscillator (ILO). 
The design flow of the circuit is also shown in this chapter. 
Chapter 4 shows all the simulation and measured results of the testing chip, for 
both chip 1 & chip 2, implemented with 0.7^ im C M O S N-well technology. At last, 
evaluation is given. 
Chapter 5 is the conclusion of the whole project. 
1^ 
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2.1 Ring Oscillator 
A ring oscillator is formed by a series of odd number inverters and its output 
frequency is determined by the total delay between the inverters (See Figure 2-1). The 
output of the end inverter is fed back to the input of the first one. Thus, after the delay of 
the inverter chain, the input of the first inverter will be toggled. The delay is mainly 
concerned with the size of the inverters and the technology used in the fabrication process. 
There is no external control to adjust the frequency generated. However, the circuit can 
become a controlled oscillator with a few modifications. 
odd number of inverters  
^ ^ ^ ^ ^ ^ ^ > o - ^ ^ ^ ^ ~ ~ ^ ^ ^ > o — — 
• Figure 2-1 The diagram of a ring oscillator 
2.2 Differential Pair 
A differential pair can be operated with a single input with another one connecting 
to a fixed voltage (See 
Figure 2-2). Then, the differential pair will act as a comparator and the voltage of 
the input will be compared with the fixed voltage. If the input is larger, most current will 
pass through the transistor M2. This will discharge the node II. On the other hand, when 
the input is lower than the fixed voltage, most current will pass through the transistor M l 
and there is very little current through M2. Then, the node 11 will be charged up. However, 
no matter the current passes which way, the sum of the current through M l and M 2 should 
be equal to Mas. 
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VDD 
M3 ^————c| M4 
o|1 
Fixed 'nput 
Voltage U L i Voltage 
I > — — I M 1 M 2 I < I 
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X7 
• Figure 2-2 The diagram of a differential pair 
2.3 Injection Locked Oscillator (ILO) 
An injection locked oscillator (ILO) is a two-port network. In the absence of a 
signal at the input port, the ILO oscillates at its free running frequency simply like a ring 
oscillator. Its free running frequency is primarily determined by the total propagation delay 
time of the differential comparator and the inverter chain. In the present of a signal at the 
input port, with a sufficient amplitude and within the tracking bandwidth of the ILO, the 
ILO will track the frequency of the injected signal. After an acquisition process of several 
cycles, the ILO will lock onto the frequency of the injected signal and its phase error will 
approach to a fixed value. In a locked state, the ILO has three unique characteristics. First, 
the output amplitude is always constant and independent of the amplitude and frequency of 
the injected signal. Second, the frequency of the output signal is equal to the injected 
signal. Third, the phase error between the input and output signals is held at a fixed value. 
[2] 
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VDD 
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� ^ ^ 
Vinj _ _ 
CH>——I M1 M2 I  
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• Figure 2-3 Schematic diagram of an ILO 
2.4 Digital Controlled Oscillator 
A digital controlled oscillator (DCO) is actually a digitally-implemented voltage 
controlled oscillator fVCO) and its function is to convert the input digital control word to 
frequency as its output. The output frequency will vary according to the digital input, from 
all “0” to all "1". An ideal D C O response should have the output frequency linearly 
proportional to the control word. 
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3.1 Circuit Description 
This Digital Controlled Oscillator (DCO) consists of a simple digital-to-analog 
(D/A) converter and an injection-locked oscillator (ILO) as shown in Figure 3-1. The 
circuit is composed of an injection-locked oscillator consisting ofMOS transistors Ml-M8 
and a simple four bit digital controlled current source consisting of M O S transistors M9-
M15. [1] 
+ 5V +5V 
T——• f f  
4|/20 4^—^/，。44y，:4[^2 2"/¾!^>>^(¾? pi/2 9j/2 
^SM10^^M11 ^ hM12^SM13^^M14 2/12^^^ry4 ^ ^ t u 6 f^feMS 
• • • • I 11 “ 12 “ out 
c0 _ cl _ c2 _ c3 - •丨 f^^d-g ‘  “ ‘  '^  ,•~~^^ 
i j4/4 M2^, , ^ 4/2 _jX2  
^^ __ ^^  ntM1 ^5/4^p^ ^ n t M 5 ^ q M 7 
Vinj B^ 1 • 
C 
i k J^ 
0 X7 \7 
Misi,__^^ v^i0/i0  
酬^^""~~ ^ q M 9 
去 去 
• Figure 3-1 Schematic diagram of a 4 bit DCO 
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3.1.1 D/A converter 
This D/A converter is actually a simple four bit digital controlled current source 
which converts the digital voltage input into analog current output. There are four small 
size pmos transistors (M10-M13) to control the size of the biasing current. Transistor M14, 
which is always ON, provides a constant bias current to the input of the current source 
(M9 & M15). The output of the current source is used to bias the differential pair ofthe 
ILO. Thus, the change in the input current source can control the behaviour of the 
differential comparator, [l' 
十5乂 
I I 
I I I ‘ I““1 
p “ p “ p “ p T p “ 
^[72/20 ^[^4/20 ^rt/20 ^ri5/20 ^[^2/2 
^ ^ M 1 0 ^ ^ M 1 1 ^tnMi2^^Mi3n4MH 
II II II II II 
c0 _ cl ^  c2 _ c3 _ ” 
去 
i •——• • 
c 
,^  ^ 
0 
M i 5 " n “ 
丨丨'^3N 0 ^r10/10 
2:;^Jr^ * ^qM9 
去 去 
• Figure 3-2 Schematic diagram of a D/A converter 
3-2 
CHAPTER 3 DESIGN 
3.1.2lnjection Locked Oscillator (ILO) 
The injection locked oscillator (ILO) is a modified ring oscillator with a 
differential pair for input signal injection (Figure 3-3). With no input signal or a fixed dc 
voltage at Vinj, the ILO oscillates at its free running frequency like a ring oscillator. Its 
free running frequency is primarily determined by the total propagation delay time of the 
differential comparator and the inverter chain. The variation in the delay can change the 
output different frequency. In this proposed circuit, the delay of the differential comparator 
is altered so that the output frequency can be varied. [2] 
The key component of an ILO is the input differential comparator, which serves 
three functions. First, it couples the injected input signal into the oscillator. The gain of the 
differential pair enhances the injection sensitivity of an ILO. Second, it operates as a phase 
comparator. The propagation delay of the differential pair (^T^) is a function of the output 
phase error, as shown in Eq. 3.1. [2] It is this variation that allows an ILO to change its 
oscillating frequency to lock and track an injected signal. The differential pair and inverter 
chain form a close-loop feedback system, where the differential pair will try to reduce the 
phase error by adjusting the propagation delay. As shown in Eq. 3.2 and Eq. 3.3 [2], the 
oscillating frequency (f。）of an ILO is equal to the inverse of two times the sum of the 
propagation delay of the differential pair and inverter chain. The propagation delay of the 
inverter chain is fixed and cannot be changed because it is limited by the technology used. 
Thus, the only variable parameter is the delay of the differential pair and it is this term that 
controls the locking and tracking of an ILO. Third, half of the differential pair works as an 
inverter, along with the even stage inverters to form a modified ring oscillator. [2' 
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VDD 
M3 [3————cj M4 
� ^ ^ ^ ^ 
Vinj _ _ 
I—> 1 M1 M2 I  
0 
V 
• Figure 3-3 Schematic diagram of an ILO 
A j ; = A F ^ r i Eq. 3.1 
^bias 
where ^ V^ is the difference of the quiescent output voltage of the differential 
comparator and trip voltage of the following inverter, Cj is the load capacitance of 
the differential pair, and i^ .^  is the biasing current 
Ar_, = M, + nt., Eq. 3.2 
where n is the number of the inverters used and t^ is the delay of one inverter in 
the chain 
f � : Y ^ Eq. 3.3 
仏 1 total 
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3.2 Design Characteristics 
There are two design criteria for the D C O designs: a monotonic response to the 
control word and output dependency on the power supply. 
The first criterion is to assure that the D C O approaches a monotonic response to 
the D C O control word. To achieve this goal, the width of all control devices must be 
identical. The main obstacle to satisfying this criterion is the process-induced device width 
variations. For this problem, large control pmos transistors are synthesized by multiples of 
smaller ones rather than a single area device. This can cancel the variations between a 
large single device and certain number of parallel devices with identical size. Another 
obstacle is that the drain current varies with the orientation of the control device, since 
wafer processing applies implants at an angle relative to the surface of the wafer. Drawing 
the layout of all the control devices in the same orientation precludes this problem. 
Moreover, adding redundant vias and contacts helps reduce the impact of defects. 
Another criterion is to reduce the variations of supplied voltage. As the output 
frequency of this circuit depends on the supply voltage, it should be assured that all the 
devices can be supplied with identical voltage. First, use redundant power pad rather than 
just have a single power pad for the whole chip. Besides, thicker power and ground lines 
should be made inside the chip if possible to reduce the parasitic resistance so as to cut the 
variations of the power supply. Moreover, inserting the decoupling capacitors between the 
power and ground to the testing circuit can filter the high frequency noise coming from the 
power supply. Besides, different power supply pads are used for different testing circuits in 
the same chip. When one circuit is being tested, others will not be operated and this will 
reduce the interference among the circuits within the same chip. 
3.2.1 D/A converter 
The four bit digital controlled current source is a simple four bit D/A converter, 
where a four bit digital control word is converted into an analog current via four binary-
weighted current sources (transistors M10-M13), 1^ ^^  21^ ^^  41^ ^^  and 81^ ^^  Whether a given 
current source appears in the sum depends on whether the corresponding gate is closed 
CVgs=-5V) or open (ygs=OV). M14 determines the amount of current in the current source 
3-5 
CHAPTER 3 DESIGN 
and this will define the initial output frequency when pmos transistors (M10-M13) are off. 
To obtain the multiple values ofl^ .^ ^ the width of the pmos transistors (M10-13) are binary-
weighted. The smallest W/L ratio used in my circuit is 2/20 and each bit can contribute 
nearly 9uA to the current source. With all the pmos transistors (M10-M13) in OFF state, 
the value of the current can be estimated in the following simplified calculation. 
For nmos transistor (M15), assuming in saturation region, 
" = 宇 | ( [ - 0 2 
/ . = ^ ^ ( ^ . - 0 . 8 1 S y 
For pmos transistor (M14), assuming in linear region, 
_ ^ ^ ^ r / y —厂 2j 
^ D _ 2 L L V GS Tp r DS ^ DS . 
" = ^ ^ f [ 2 ( 5 - l X 5 - K j - ( 5 - r J 2 l 
By solving the above equation, we have 
甲盖 ( ^ ^厂 0 . 8 1 5 ) 2二甲昏 [ 2 ( 5 — 1乂5-[」—(5 —厂」2] 
7Vj,^  -11.756F^ -11.034 = 0 
Vj, 二2.35厂 
y^ < V^s - Vj => M14 is in linear region 
By the equation in saturation region, 
/^ =S8.6juA 
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Assume the node L^ varies very little, then we can find that each LSB will 
contribute /^ l^  to the input of the current source. 
〜 = — | [ 2 ( 5 — l X 5 - r J - ( 5 - r J〜 9 -
3.2.2ILO 
The ILO is a modified ring oscillator with a differential pair for input signal 
injection. Li the absence of an input signal (the input is connected to a fixed bias potential 
in normal operation for comparison), the ILO oscillates at its free running frequency just 
like a ring oscillator. Its free nmning frequency is primarily determined by the total 
propagation delay time of the differential comparator and the inverter chain. The current 
output from the D/A converter is used to bias the differential comparator. Thus, the 
propagation delay of the comparator is directly proportional to the digital control word. 
The delay of the comparator is designed to be much larger than the delay of the inverter 
chain in order to increase the sensitivity and linearity of the DCO. 
The output frequency is mainly determined by the sum of two terms, the delays of 
the comparator and the inverter chain, and these delays can be represented by D^ and D^ 
respectively (See Eq. 3.4). 
, " , = 2 ( 二 ) Eq. 3.4 
Figure 3-4 is a simulation of the output frequency as a function of the control 
words at different ratio ofD^AD^ with D^ fixed. From the figure, we can fmd that larger D^ 
will produce better sensitivity and linearity. Thus, to achieve good linearity and sensitivity, 
we have to use large D^/D^ ratio. A large D^/D^ ratio is obtained by using minimum width 
transistors for the two inverters ^ V[5-M8) to reduce the delay of the inverter chain. 
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• Figure 3-4 Graph of the output frequency against the control word 
For 0.7^m C M O S technology, the minimum width of 0.7^m can be used. 
However, the minimum size of width and length used in my circuit are 2^m and l^m for 
the inverter chain. This is because when the width is too small, the current is not large 
enough to drive the input gate of the differential pair and the output driver. This will be 
shown in the simulation part. Thus, to preserve the linearity, we may have to increase D^ a 
little bit so as to enlarge the ratio ofD^/D^. [1] 
3.2.3Physical Design (Layout Drawing) 
3.2.3.1 Design tools & Libraries 
A 0.7^m C M O S N-well technology ofATMEL ES2 is used in this project. This 
dual layer metal technology is designed for high speed, 5V custom logic circuits. [11] 
With a p-type substrate, nmos transistors can be built directly in the substrate, but for pmos 
transistors, a diffused-n-well region is required. Figure 3-5 shows the cross-section for an 
n-well C M O S device. [13] 
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• Figure 3-5 Bulk CMOS Processes 
Cadence Design Framework II is used for the whole design working with the ES2 
libraries or design tool kit provided by the foundry. For details, Composer is used for 
schematic design, Virtuoso Mask Design System for layout drawing, DivayDRC for design 
rules check and DivayTJPE for layout extraction & Hspice for simulation. 
3.2.3.2 Design Flow 
Circuit design starts with schematic design as this is the simplest way for the 
primary design. W e can just use symbols to represent the devices in the circuit and it is 
easier for circuit drawing. After passing the schematic level simulation, we will have a 
rough idea about the performance of the circuit, the design process will be followed by 
physical design which is mainly concerned of the layout drawing. Layout defmes the size 
and geometry of devices, the connection among the devices. The simulation in this level 
considers the practical factors. The design flow diagram is shown in Figure 3-6. 
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� , - ^ ^ ^ Hspice \ ~ ^ 
Step 5 <^muIatio^ 
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Y  
Step 6 Test Chip Floor Planning 
No  
^r 
Step 7 ^ / / ^ ^ ^ ^ \ ^ 
<^DRC & LPE^ 
Y(5S  
Y  
Step 8 r Finish J 
• Figure 3-6 Flow diagram of physical design 
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3.2.3.2.a) Step 1 Define the physical layer 
In this step, different graphical layers are defined. For 0.7^m N-well C M O S 
technology, there are nine layers to be used for defining different processing steps. Each 
layer represents one material or a kind of connection between two layers. Their names and 
graphical symbols are listed in Table 3-1. [11] 
Layer Symbol Layer Name Title 
因 C N W I N - w e l l implant 
H C T 〇 X A c t i v e � � e c i 
• C P O L Pdysi. l icon 
國 C N PI N+ Source/Drdn implant 
:.:-:: C〕〕.. P+ Sou�c.e/D�afn implant 
H C C O N Contccts 
H C M E 1 Metal1 
• C V I A Vias 
圓 C M E 2 Meta l2 
• Table 3-1 The graphical representation of each layer 
Apart from the definition of the layers, the connections between different layers 
should also be defined, for example, the connections between polysilicon and metall 
layers. They are also listed in Table 3-2. 
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NMOS PMOS 
l M 11^¾ 
：：:•: : • _ . . ' ； - ' . ： 機 發 • ' ： - ' . ' ； - •'；-'.:._. • '^J-^'-'. •.' "•： • ' . 隊 各 • ‘ • ： . .‘； *N<.^  
Connection % polysilicon, Connection % 
drcifn/source &c metal 1 meta 1 & metal2 
i i « ^ i H P P ^ » ^ ^ ^ ^ 
i l ^ ^ ^ f e w i l - ' 丨丨丨丨丨丨丨丨丨丨:幽__徽衾： iKimi:;:: |丨 " “ "丨 " _縫翻 
I ..-1 :•, ..-, ,.• I ..•, 
• Table 3-2 Diagram of the transistors and connections in layout level 
3.2.3.2.b) Step 2 Layout drawing 
Layout drawing is to transform schematics into physical circuits. All aspects of the 
circuit performance are structured by the patterning. Parasitic, interconnect coupling, and 
logic integration density are also determined by the geometry used in the layout artwork. It 
seems that layout is simple, but the interplay between the geometrical shapes and the 
resulting electrical behaviour makes it difficult to master. 
Cadence Virtuoso layout editor is used for full custom layout drawing. This 
defines the size and geometry of the devices. Also, this decides the parasitic capacitors and 
diodes. Mostly, rectangular shapes are drawn and the position of the devices should be 
determined in this step. For full custom design, all the transistors are drawn by hand. This 
is suitable for circuit with small number of transistors because we can use minimum space 
for the circuit and there is no waste of area as in standard cell design. 
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3.2.3_2.c) Step 3 DRC (Design Rule Check) 
Design rules are sets of geometrical specifications which govem chip design for a 
given fabrication process. The layout rules are statements of the geometrical limits placed 
on the mask patterns and include items such as the minimum widths, dimensions, and 
spacings. Violating the design rules can lead to a geometry which cannot be replicated in 
the fabrication line, yielding a non-functional circuit. [13] The design rule check process in 
this project is performed by Cadence DIVA/DRC program with a predefined D R C file 
which is prepared by ES2 foundry. The D R C file is written based on the design rules 
described in ECPD07 Dual Layer Metal 0.7 Micron Layout Rules. [11 
3.2.3.2.d) Step 4 LPE (Layout Parameter Extraction) 
A designed device is the device which is intentionally created into the circuit by 
the arrangement of several layers while a parasitic device is the one which is the side effect 
of the mask layer arrangement. A designed device usually appears in the schematic view. 
Extraction is the process of device recognition in which the program can find and locate 
the device from the layout view, and give an instance to each device. 
Layout Parameter Extraction computes and extracts key electrical parameters from 
layouts. The extracted parameters include node parasitic capacitance, parasitic diodes, the 
size and connections of the transistors, ]n this step, the parameters are extracted and the 
circuit is netlisted for Hspice simulation. 
3.2.3.2.e) Step 5 Hspice Simulation 
With minor editing and Hspice models adding to the netlisting file from LPE, the 
simulation can then be performed. The result will be analyzed with Awaves and plotted 
out with Matlab or M S Excel. If the result is shown as what we expect, the process will be 
promoted to next step. Otherwise, step 2 & 3 will then be performed again. There are some 
examples listed in the appendices. 
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3.2.3.2.f) Step 6 Test Chip Floor Planning 
After all the above steps are well performed and all the mles are passed, the work 
we should do is to decide the position of the pads and the internal structure of the test chip. 
This step is floor planning and Figure 3-7 shows an example. As the size of the circuit is 
very small, a single chip can contain several test circuits. Thus, the location of the circuits 
should be determined. Moreover, for small size circuits, the number of pads will mainly 
determine the total required area. Some pins may be shared in the chip in order to save 
space. Therefore, the arrangement and choice of the pads are very important. Besides, 
power and ground pads should be more than one and well distributed rather than located at 
one side only, if possible. This can make sure all the devices are supplied with the same 
voltage from the power supply. There are some figures of pads shown in the appendices. 
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• Figure 3-7 Test Chip Floor Planning 
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3.2.3.2.g) Step 7 DRC & LPE 
This step is to repeat the procedures done in step 3 & 4. This is to ensure those 
rules are not violated after the pads are added and the testing circuits are connected. During 
the connection, maybe some lines are added or deleted or modified and mistakes may be 
made easily. Moreover, there are some rules to limit the arrangement ofthe pads. 
3.2.3.2.h) Step 8 Finish 
After all the above steps are done, the chip design is basically finished. The design 
library is grouped to a package and then sent to a foundry, TIMA-CMP laboratory in 
France, to achieve the fabrication process. The foundry will perform the verification 
process for the design. Even in this step, a lot of corrections may be made. The foundry 
will check the whole circuit or chip as well as whether any library is missing. Moreover, it 
may require you to give some information of your circuit. This also takes time to 
communicate with the foundry. If no problem is found, the test chip will be completed and 




r t ^ K ^ ^ T K ^ K ^ ^ ^ f ^ ^ ^ n R ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ H 
Two test chips are fabricated in this project and there are several testing circuits in 
each chip. The main differences among the circuits are the size of the transistors. 
Moreover, the chips differ in the layout drawing. Of course, the arrangement of the layout 
in the second chip is improved in both usage of space and connection among devices. 
For the simulation, a Hspice of Meta-Software using 0.7^m C M O S device 
parameters is used to examine the operation of the proposed D C O circuits. The results is 
listed as below: 
4.1 Chip1 
There are three different versions of testing circuits in chip 1 and they are shown in 
Figure 4-1, Figure 4-2 and Figure 4-3. Version 1 is the primitive design with the least 
number of transistors, fifteen only. Li version 2, a separate current source is added to bias 
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• Figure 4-1 Diagram of Version 1 circuit 
+5V +5V 
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• Figure 4-2 Diagram of Version 2 circuit 
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• Figure 4-3 Diagram of Version 3 circuit 
4.1.1Simulation 
4.1.1.1 Schematic 
4.1.1.1.a) Version 1 
In the schematic simulation (See Figure 4-4), when the input is "0000" which can 
produce the highest output frequency, about 130MHz. If the input changes to “1111”, the 
output frequency will reduce to about 46MHz. The amplitudejust alters a little bit with the 
change in input. The output waveform is shown in Figure 4-4. W e can see the output 
waveform can pass over half of the supply voltage, from 3.05V to 3.32V so that the circuit 
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From the schematic simulation (See Figure 4-4), we can find that the output 
frequency is very high, about 130MHz. However, we know the simulation is over-
estimated because parasitic capacitance is ignored in the simulation. The simulation result 
can be used as reference for the design. The amplitude of the output voltage level is very 
low, just nearly 3.0V. Therefore, output driver should be added to the output node (10). 
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4.1.1.1.b) Version 2 
For version 1, the voltage at node Iin will vary with the increase in control word. 
Transistor M14 is large in size comparing to other control pmos transistors (M10-M13). 
The current contributed by Transistor M14 should be larger than that from the Transistors 
M10-13. This improves the sensitivity of the output frequency especially when the most 
significant bits are ON. Actually, there is no change in the operating principle of the 
proposed circuit. Transistor M14 provides constant current to bias the differential pair. The 
change in the control word will select different ON/OFF states of the pmos transistors and 
alter the delay of the differential pair. 
In this version, a separate current source (M14, M16 & M17) is added to the node 
Iout (See Figure 4-2) and this can isolate the constant current source from the one we can 
change. Figure 4-5 shows the highest and lowest output frequency the circuit can provide. 
From the result of the schematic simulation (See Figure 4-5), we can find that both the 
output voltage level and frequency are higher than those obtained from Version 1. Maybe 
the constant supply current is higher than the one in Version 1. However, the range of the 
output frequency is smaller than the previous one, just from 55.9MHz to 81.3MHz. With 
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4.1.1.1.c) Version 3 - Testing Circuit 
This is the testing circuit. (See Figure 4-3) Its purpose is to find out the voltage to 
bias the transistors (M16, M17) so that we can estimate the bias current of the differential 
pair from the current source. With different bias voltage at the gate of M14, we get the 
following result. From this simulation, we can see that a wide range of output frequency 
can be achieved. 
4 « 
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Bias voltage at the gate of M14 (V) Output frequency (MHz) 
3~： a03 
33 — j E m  
4 3T45 
4 5 48778 
5 7T43 
• Table 4-1 Table of output frequency against the bias voltage at gate of M14 
From the simulation results, we find that the voltage level of the output is not very 
high, output driver should be added to assure that the voltage level is high enough for us to 
be measured. Therefore, output driver should be added to the output node as well. 
Calculation of the number and W/L of the output driver is shown as below. 
W e assume that the capacitance at the output node, 10, is 0.15pF and the load 
capacitance is 15pF. Thus, 
No. of inverter used in the output driver = \^ ^^ ~ 4.61 
0.15 
W e take the nearest integer, i.e. 5 and we take the size of last output driver as 
600^m and 200^m for the width of P M O S and N M O S respectively, maintaining the 
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• Figure 4-6 Diagram of the output driver 
The threshold ^ 也^）of the first inverter in the output driver can be as follow: (All 
the values of the parameters are provided from the models ofHspice) 
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CHAPTER4RESULTS 
The simulation of the layout is shown in Figure 4-8. W e can see that the result is 
very similar to the schematic simulation. However, the output frequency is much lower 
than the previous result mainly due to the delay from the parasitic components. Now, the 
output frequency ranges from 40.6MHz to 43.0MHz. W e can see that the resolution is 
very fme, about 0.15MHz per bit. 
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• Figure 4-8 The output waveform of Version 1 circuit 
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4.1.1.2.b) Version 2 
The diagram of the layout is shown in Figure 4-9. The size is about 160^im x 
130^im, excluding the output driver. 
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• Figure 4-9 The layout diagram of Version 2 circuit 
The current passing through Transistor M14 is constant and the current contributed 
by the control pmos transistors (M10-M13) with different input control words is plotted in 
Figure 4-10 and we find that the current increases linearly with the increase in control 
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• Figure 4-10The graph of current vs control word 
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In the layout simulation, we fmd that the output frequency is also much lower than 
what we get in the schematic simulation, just about 35MHz and the reason is the same as 
before. Moreover, the range of the output frequency is much lower. 
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• Figure 4-12The output waveform of Version 2 circuit 
4.1.1.2.c) Testing Circuit 
This is the testing circuit and the layout diagram is shown in Figure 4-13. The size 
is about 74^im x 70^m. With different input bias voltage at the gate of M14, we can get 
different output frequency. This is shown in Table 4-2. The result is similar to the one with 
schematic simulation, but the highest frequency is much lower and the range of the output 
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• Figure 4-13The layout diagram of Version 3 circuit 
Bias voltage at the gate of M14 (V) Output frequency (MHz) 
3 5：52 
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4.1.2.1 Chip Implementation 
After the simulation and the design rules checking, the design is sent to a French 
foundry, Technics of Informatics and Microelectronics for computer Architecture & 
Circuits Multi-Projects (TIMA-CMP), to do the fabrication. The processing time is about 
two months. A full custom D C O test circuit is fabricated with a 0.7^ im C M O S N-well 
technology. The die size of the D C O circuit is about 0.024mm2 and the die is bonded in 
DIL28 package. A micro-photograph of the test chip is shown in Figure 4-14. 
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4.1.2.2 Testing Circuit 
The block diagram of the testing circuit is shown in Figure 4-15. The block 
represents the chip and the figures are the pin number. For the missing numbers, they are 





p ^ 4 26 Vdd 
8 24  
� Vb———9 23 ^ ‘ ‘ ~ " 
Vinj 10 22 ^  
12 21 ^ -— 
V o u t 3 ~ " - 13 20 ^ ^ ~ 了 
Vout2 14 18 Vdd 
— 15 ———Vout1 
• Figure 4-15 Diagram of the testing circuit 
4.1.2.3 Measured Results 
4.1.2.3.a) Version 1 
The waveforms are shown in Figure 4-16. Li Figure 4-16, we can see the measured 
waveforms in a C R O with the input of "0000", “0011”，“1100” and “1111”. When the 
input control word is “0000，，, that means all the inputs of the pmos gate (M10-M13) are 
connected to Vdd and pmos (M10-13) are OFF, the output frequency is the lowest, but the 
output voltage level is the highest. When the control word is increased, the output 
frequency also increases, but the voltage level will reduce a little bit. The range of the 
frequency is about 5MHz. If we measure the output frequency against all the control 
words, we get the data which is listed in Table 4-3 and plotted in Figure 4-17. From Figure 
4-17, we can see that the output firequency varies more at the beginning and then rises 
linearly with “0100” input. The resolution is very fine, about 0.2MHz. Besides, the output 
voltage level is not very high, just around 3V and when the control word increases, the 
voltage level decreases. The power supply is 3.3V instead of 5V. For the latter, we cannot 
get any output from the output node. Listead, only noise is recorded. 
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• Figure 4-16The measured waveforms of the circuit version 1 
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Control Word Output Frequency(MHz) Set 1 Output Frequency(MHz) Set2 
0000 26：^ 2 ^ 
0001 2a67 ‘ 26：42 “ 
00T0 3067 2775 
OOrl 3T78 2 ^ 
OTOO 3Z225 3 0 ^ 
0T01 3Z57 3 066 
OTTO 3Z9 3 0 ^ 
O m 33l3 3T2 
T000 3 3 ^ 3T:46  
TOOl 3 ^ 5T62 
TmO W^^ “ ^：68 
Ton 3 ^ 3TWi 
fTOD 3^75 3TT9 
TTOl 3 ^ 3Tm 
TTTO 340 3Z3 
TTfl 34T0 3Z05 
• Table 4-3 The measured data of the circuit version 1 
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4.1.2.3.b) Version 2 
The waveforms are shown in Figure 4-18. In Figure 4-18, we can see the measured 
waveforms in a C R O with the control word of"0000", “0011”, “1100” and “1111". When 
the input control word is “0000”，the output frequency is the lowest, just about 18MHz. 
This is lower than that in version 1. With this input, the output voltage level is the highest, 
about 4V. However, when the control word is increased, the output frequency increases 
first and then varies very little, nearly becomes unchanged. The voltage level will be 
reduced a lot when the control word increases. The range of the frequency is larger, about 
5MHz, but the linearity of the output frequency is not very good. The measured data is 
listed in Table 4-4 and plotted in Figure 4-19. From Figure 4-19, we can see that the output 
frequency varies a lot at the first few bits and then alters very little with “0010” input. The 
power supply is 3.3V instead of 5V. For the latter, we cannot get any output from the 
output node. Listead, only noise is recorded. 
For this circuit, the output frequency with different power supply is also recorded 
and the data is plotted in Figure 4-20. From this figure, we can see the output frequency 
depends much on the input power supply and varies linearly with its change. 
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• Figure 4-18 The measured waveforms of the circuit version 2 
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Control Word T Output Output 
Frequency(MHz) Set 1 FrequencyOVlHz) Set 2 
OUDD WJ2 WM~ 
mrn 5X4 J ^ 
um r m wm “ 
mn j m m i 
m m T7777 lK7E 
OT01 TT% IS37 
um m 5 0 3  
mn W9i mj4  
rUUD 3 ^ T77M 
roui W6 r m 
im W56 T73^  
n m JEM J7M  
rm 1 ^ j m  
mn 50i5 j m 
rTTD ^K^ TTJ4 
nm io i r m  
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• Figure 4-19 The graph of the output frequency against the control word 
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• Figure 4-20 The graph of the output frequency against different input power supply 
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4.1.2.3.c) Version 3 
Referring to Figure 4-3, the output frequency with different input bias voltage at 
the gate of transistor M14 is measured. W e find that the output frequency works linearly 
with the bias voltage range from 2 to 3.8V. For larger value of input voltage, there is a 
dramatic jump in the output frequency, about 45MHz. Besides, with different values of 
Vinj from 2 to 5V, the output frequency varies very little. 
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• Figure 4-21 The graph of the output frequency against different input bias voltage 
4.1.3Evaluation 
After testing the chip, we find that the circuits work properly. The D C O test chip 
has a measured frequency range from 26MHz to 34MHz at 3.3V power supply with good 
linearity and very fine resolution. Figure 4-17 illustrates the linearity of the DCO. The 
measured output frequency is a little bit higher than the simulated one. However, the 
output keeps the linearity with high resolution. Besides, the measured results show that the 
performance of version 1 is better than that of version 2. 
As there is very little time to draw the layout before the deadline, the simulation 
time of the first chip is not enough. Thus, the performance of the circuit seems not very 
good. There is still much to improve. First of all, the output voltage level of node 10 seems 
not high enough when the output frequency is relatively high. This may be related to the 
4-23 
CHAPTER4RESULTS 
relatively large parasitic capacitance of the output node. The current is not high enough so 
that there is no enough time to charge up the output node before the output is toggled. 
Another one is the current supplied by pmos active load (M3 & M 4 ) is too small to charge 
up node 11. Thus, the output voltage level is smaller than the threshold of the input inverter 
and only noises are recorded at the output of the output driver. Maybe we can work more 
at this point. 
From the waveforms shown in CRO, the output is not very symmetrical. Thus, the 
rise time and the fall time differ a lot. One of them is not large enough so that the output 
node cannot be charged up to Vdd nor discharged to ground level. The asymmetrical 
problem can be solved by modifying the inverters in the output driver. 
There are many noises during the measurement. This may be improved by 
modifying the testing circuit. As the output depends on the power supply, capacitors can 
be added between the power supply and the ground to filter the high frequency noises. 
Apart from this, the number of pads used is the limiting factor of the usage of the space, 





After evaluating the first chip, many modifications have been done and the second 
chip is implemented. As both version 1 circuit has better performance than version 2 and 
the number of transistors is less in version 1. Thus, only modified version 1 circuit is 
implemented in the second test chip. 
4.2.1Simulation 
4.2.1.1 Schematic 
It is easier to do the modification in schematic, schematic simulation is done first 
to get some rough idea about the circuit performance. 
From the previous result, we find that the voltage level at the output node is not 
high enough to drive the output driver. W e can reduce the width and length of the 
transistors in the inverter chain so that the W/L ratio is kept constant. This will decrease 
the drain / source parasitic capacitance. The simulation is carried out and the result is 
plotted in Figure 4-22. Li the figure, we find that the output voltage level is even a little bit 
lower than the original one, but as the decrease in the parasitic capacitance leads to the 
drop in the delay time in the inverter chain, the output frequency is higher. Thus, there is 
still no enough time to charge up the output node to Vdd and this results in decrease in the 
output voltage level. 
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Next, the node 11 is considered. From the previous result, we find that the voltage 
swing at this node is very small. The current supplied from the pmos active load is too 
small to charge up this node. Then, before node 11 is fully charged up, it is forced to 
discharge. Therefore, when the frequency is high, the output node cannot charge up to 
drive the output driver. This is why we only get noise at the output of the output driver 
during the measurement. 
Now, we may focus on the pmos active load, including transistors M 3 & M4. W e 
have done simulation on different W/L on the two transistors and the result is listed in 
Table 4-5. From the result, we can find that when the W/L ratio increases, the current 
passing through the active load will increase. However, meanwhile, the parasitic 
capacitance at node 11 also increases with the increase in the width of the transistors. As a 
result, the total delay will be decided by both factors. For the output voltage level, it will 
increase as the width of the pmos increases. It shows that the ratios of 6/12 and 8/12 are the 
better choices. Then, we come to the simulation of the layout. 
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^~~W/L ratio F Outputfrequency (MHz) Outputvoltage level (V) 
27T2 1 4 0 . 2 5 Z 8 “ 
WV2. m 6 9 ^ 
WV2. T 5 Z 9 4 l 5 ： 
ml m 4 4 6 
• Table 4-5 Output frequency against different values of W/L 
4.2.1.2 Layout 
4.2.1.2.a) DCO circuit 
Then we will come to the layout simulation based on the result in the previous 
section. Li this section, we will consider the linearity and the effects on changing W/L ratio 
of some of the transistors in the circuit. 
In this section, the layout is redrawn. The size is much smaller, comparing to the 
previous one, so that less space is wasted. On the other hand, different shapes of layout 
will create different parasitic devices. The diagram of the layout is shown in Figure 4-23. 
The size is just about 125陣 x 115^m. Actually, the size can still be reduced, but some 
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• Figure 4-23 The diagram of the layout 
First of all, the transistors in the inverter chain should be considered, including 
M5-M8 (See Figure 4-25) and W/L ratio of 8/12 is chosen for the pmos active load. Li this 
part, an ideal current source is used instead of the D/A converter current source for 
convenience. As from the previous simulation, we find that node 12 is not willing to be 
discharged and the output node (10) is not willing to be charged up. Thus, we may reduce 
the W/L of M 6 and W/L of M7. After decreasing the width of M6, both the output 
frequency and the frequency range are reduced a little bit So does the result after the width 
of M 7 is reduced. The reason is the effect of reduction in current is larger than that of the 
reduction in parasitic capacitance. 
4-28 
CHAPTER4RESULTS 
Besides, we can increase the W/L ratio of the transistors M 5 and M8, the output 
frequency increases a little bit. For this time, the effect of reduction in parasitic capacitance 
is larger than the effect of the reduction in current. 
Apart from considering the output frequency, however, we should also take care of 
the linearity of the output. After simulation, we find that the circuit with equal W/L of 
pmos and nmos gives best performance of linearity. This is shown in Figure 4-24. From 
the figure, we can see curve 1 is the most linear one. The inverter chain contains equal size 
of pmos and nmos. For others, some modifications are made, the output frequency may be 
a little bit faster, but the linearity is not very good. 
65「 
curve 1(equal) 
o o curve 2(M6-1/1) 
-_ curve 3(M7-1/1) , � � � � 
curve4(M8-4/1) , , , 
z - , Z : ^ 
55 - .Z ^ ^ ^ ^ 
丨：：： - i ^ E 
Z ^ z 
35 L 1 1 1 1 1 1 1 
130 140 150 160 170 180 190 200 
current I uA 
• Figure 4-24 The graph of output frequency against different current 
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Besides, the parasitic capacitance is too large at node 10 as it is connected to the 
gate of the transistor M2, which is a relative large size transistor. This may be the reason 
why this node is hard to charge up by the small size of the inverter. Thus, the output node 
is shifted to node 12 which is then connected to the output driver. (See Figure 4-25) 
Moreover, to further reduce the parasitic capacitance at the output node, a small inverter is 
added to the input of the output driver so that the threshold voltage of the first inverter of 
the output driver can become lower. The diagram of the new output driver is shown in 
Figure 4-26. 
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• Figure 4-26 The diagram ofthe new output driver 
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W e can see that the threshold voltage is reduced so that it is easier for the small-
sized inverter to drive the output driver. 
Besides, the W/L ratio of the pmos transistors (M3 & M4) in the active load also 
affects the performance of the circuits. The ratio is changed from 8/12 to 12/12 and the 
simulation result is shown in Figure 4-27. Li the simulation, the inverter chain with equal 
size of pmos and noms transistors are used. From the graph, we can see that when the 
width increases, the output frequency is reduced. However, the linearity of the curve 
increases. As the output frequency decreases, this shows that the delay of the differential 
amplifier increases and so does its portion in the total delay. Thus, the linearity increases. 
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• Figure 4-27 The graph of output frequency vs control word with different W/L of active 
load 
Then, the simulation will focus on the whole circuit. For the above simulation, the 
ideal current source is used and the result shows that the ILO works properly with the bias 
current around 135^A to 200^iA. 
For the whole circuit, simulation is done again with different W/L ratios of pmos 
transistors (M3 & M4) in the active load. The result is shown in Figure 4-28. Li the figure, 
we can see the circuit with the W/L ratio of 11.5/12 gives the best performance. With W/L 
ratio of 8/12, the linearity becomes worse when the control word is ‘1010，. Then, the 
following simulation will be done with this W/L ratio of 11.5/12 for the active load. 
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• Figure 4-28 The graph of output frequency vs control word with different W/L of active 
load 
Next, the function of the transistor M14 will be explored. First of all, if all the 
pmos transistors (M10-M13) are in OFF state, this transistor will be the only component to 
supply the biasing current to the current source. Thus, actually, it is used to determine the 
initial current, i.e. to define the first output frequency. With different values ofW/L ratio of 
M14, we will have different working frequency. However, there is a limit and the linearity 
should also be concerned. The simulation result is shown in Figure 4-29. Li the figure, we 
can see that when the width increases, as the initial current will increase, the output 
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• Figure 4-29 The graph of output frequency vs control word with different W/L of M14 
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Besides, we can use different values of W/L ratio of the input pmos transistors 
(M10-M13). Their function is to provide the difference of bias current to the differential 
pair. Thus, varying their W/L ratio can alter the resolution of the output frequency. 
However, the linearity should be taken to concern. Moreover, if the size of the transistors 
is too small, there will be little effects from the least significant bits, especially when the 
most significant bits are ‘ 1，. 
Therefore, after the above simulation, the size of the transistors in the testing 
circuit is chosen. The chip is fabricated and the testing result will be shown in next section. 
4.2.2 Measurement 
4.2.2.1 Chip Implementation 
After the simulation, the design is sent to the same foundry for fabrication. A full 
custom D C O test circuit is fabricated with a 0.7^ tm C M O S N-well technology with ES2 
library. The die size of the D C O circuit is about 0.022mm2 and the die is bonded to a DIL 
28 package. A micro-photograph of the test chip is shown in Figure 4-31. 
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• Figure 4-31 Micro-photograph of the test chip 
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4.2.2.2 Testing Circuit 
The block diagram of the testing circuit is shown in Figure 4-32. The block 
represents the chip and the figures are the pin number. For the missing numbers, they are 
not connected or not relevant. The supply voltage (Vdd, Vdd^ & Vdd�）is 5V. Vinj^ and 
Vir1j2 are the injection voltage input pins. Generally, the pins names with subscript letter of 
“1” represents the ones for circuit version 1 and of “2” represents the ones for circuit 
version 2. 
Vinji — 3 22 -fout2b 
fout1b — 8 21 -fout2a Vdd 
23 20 -Vinj2 
VHrl CO, 一一 Vdd 平 1 fou t1a- 24 17 一 " ~ 一 ^ ] 
了 ~ T ~ ^'2 
25 16 ^ ‘ ― 
厂 ^ “ ^ 27 15 ^ ^ - n 
P ^ ^ ~ ^ 28 14 - J • • - ^ • 丄 
— - ^ 1 13 —— Vdd2 
_ _ C3 i 
二 L_4 1 2  
• Figure 4-32 Diagram of the testing circuit 
4.2.2.3 Measured Results 
4.2.2.3.a) DCO circuit test 
The waveforms are shown in Figure 4-33. In the figure, we can see the measured 
waveforms in a C R O (Minium) with the control words of "0000", "0011", “1100” and 
"1111”. When the input control word is “0000”, that means all the inputs of the pmos gates 
(M10-M13) are connected to Vdd and transistors (M10-M13) are off, the output frequency 
is the lowest. When the control word increases, the output frequency also increases. The 
range of the frequency is about lOOMHz. If we measure the output frequency against all 
the control words, we get the data which is listed in Table 4-6 and plotted in Figure 4-34. 
From Figure 4-34, we can see that the output frequency varies linearly at the beginning 
and then the slope of the curve drops a little bit at the control word of"0100". Afterwards, 
the curve rises linearly again, but with a smaller gradient of 2MHz per bit. Besides, the 
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• Figure 4-33 The measured waveforms of the DCO circuit 
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； Outputfrequency (MHz) ~~ “ 
Control Word „ , „ _ ^ ^ ^ ^, ,^  ,,„ 
Set i . Set^  SeH S^ Set5 
0000 206 2 ^ "^672 3462 35：8 
0001 W2 “ 49：5 4a02 4 ^ 5 0 ^ 
0M0 6Z5 6Z8 6067 65：^ 6 6 ^ 
00n 7KB 77m 7 ^ 7 ^ 7086 
m m ^ 948 9 ^ 88：6 88：^ 
m m m 2 m ^ m 2 9 ^ 9772 
ono ~~TM1 TU^75 Tm2 T 0 ^ T0Z78 
o m TT5:4 ff546 TT^ T m ^ m 
Tooo WT6 mm wrm Twn TT03 
TOT rni T^Z4? T 2 ^ ffT88 m 6 5  
T0T0 T ^ m T 8 T25:59 T 2 ^ T 2 ^ 
TOTi m 2 m 6 2 T25:2 !Z779 T26i6 
fmo m 2 T ^ m T 5 m s e !27：^ 
TToi 1 ^ m 4 8 ！ ^ m ^ m ^ 
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• Table 4-6 The measured data of the DCO circuit 
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• Figure 4-34 The graph of the output frequency against the control word 
4.2.2.3.b) Injection Locking test 
For this circuit, another feature is that the output signal can be phase-locked to an 
external injection input signal at the pin ofVinj. 
For one test, as there are two versions of circuits in the chip. The output of one 
circuit is used as the input signal and fed into the other. The output waveforms before and 
after the signal injection are shown in Figure 4-35 and Figure 4-36 respectively. The 
yeUow curve is the injection signal and the green one is the output signal. In Figure 4-36, 
we can see the output signal is locked to the extemal injection signal. 
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For another test, a sine signal from the signal generator is fed into the input pin of 
Vinj and one ofthe results is shown in Figure 4-37. The yeUow curve is the injection 
signal and the green one is the output signal. W e can see that the output waveform is 
definitely locked to the input injection signal with an approximately fixed phase error. 
Besides，the tracking ranges with the control words of “0011”，“0101” and “1000” are 
recorded as 26MHz, 40MHz and 25MHz respectively and shown in Table 4-7. 
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• Figure 4-36 The graph of the output frequency after signal injection 
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• Figure 4-37 The graph of the output frequency with the signal injection from the signal 
generator 
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Control Word Output Frequency Lower~~bound~~of Upper bound oT � (MHz) tracking frequency tracking frequency  
(MHz) (MHz)  
„ _ _ g ^ ^ ^ p ^ ^ „ „ ^ „ _ „ ^ ^ y „ _ ^ „ _ „ _ g g _ _ „ _ _ _ _ _ g g _ _ _ 
om T03 7B f [ 7 
Tooo m wr~ m 
• Table 4-7 The measured data of the DCO circuit for the tracking range 
4.2.2.3.c) Output driver test 
From the waveforms recorded in the previous test, we fmd that the output 
waveform is sinusoidal instead of square one. Then, the test for the output driver should be 
performed and the result is shown in Figure 4-38. For the first graph, the input signal 
frequency is lOMHz and we can see the output is a square one with some overshoots. 
When the input frequency rises to 30MHz, the output square waveform begins to be 
distorted. When the input frequency continues to be increased, the speed of the output 
frequency cannot catch the input one and its shape is distorted and shown in sinusoidal. 
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• Figure 4-38 The graph of the output frequency for output driver test 
4.2.2.3.d) Power consumption test 
The root mean square (rms) values ofthe current ( W ) are recorded and are shown 
in Table 4-8. The estimated rms power consumption OVs) is calculated with Eq. 4.1 and 
its range is between 24.65 and 45.87mW, including that of the output driver. 
• Pym ~ ^dd • Ims ^^' ^'^ 
where Vdd is 5V 
ControlWord Rms current value Power consumption 
(mA) (mW) 
0000 4 ^ ^ 
o m l ^ ^ 
^ a 3 0 ^ 
n r ^ ^ 45.87 




After testing the chip, we find that the circuit is working properly. The D C O test 
chip has a measured frequency range from 26MHz to 130MHz at 5V power supply with 
good linearity and fine resolution, about 6.5MHz on average. Figure 4-34 illustrates the 
linearity of the D C O . The measured output frequency is higher than the simulated one. 
Maybe this is because the Hspice model files chosen for simulation are the typical ones. 
The chip 2 design has improved the high output voltage level comparing with chip 1 
design. For the drop at the slope of the curve, the reason may be concerned with the 
current source. When the input starts from "0000", the current to bias the differential pair 
increases linearly with the increase in the control words. As the current of the current 
source increases, the gate voltage of the current source will increase. Meanwhile, the 
voltage dropped by the differential pair also increases. Then, the nmos transistor (M9) will 
tend to work in the linear region so that the output current from the current source drops a 
little bit. Therefore, when the control word reaches “0100”，the difference in current 
between two bits decreases and the slope of the curve goes down, ]n addition, this is the 
turning point for the transistor M 9 to enter non-saturation region. 
Comparing with the simulation results, the output frequency is higher in the 
measured results. It is because all the model files in the simulation are the typical one. 
Even when the fast model files are used, the measured output frequency is faster than the 
simulation one by nearly 60%. (See Figure 4-39) The reason may be due to the 
mismatches between the extraction mles and the performance of the practical devices. It is 
because the output frequency in this circuit depends heavily on the device parameters. 
Besides, the linearity of the output frequency in the measured results deviates from the 
ones in the simulation. This may be caused by parasitic parameters in model files. 
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• Figure 4-39 The comparison of the output frequency between the measured and 
simulation results 
There are five sets of data recorded from five different chips. The maximum 
deviation is about 20%. However, this may concem with the fectors of the external 
envkonment It is because the chips are tested not exactly at the same time. There are some 
variations with temperature or voltage from the power supply as the output of this circuit is 
very sensitive to the power supply variations. 
From the waveforms shown in CRO (See Figure 4-33), the output is still not very 
symmetrical. The rise time and the faU time differ a Httle bit This problem can be solved 
by modifying the inverters ofthe output driver. Another problem is that the output driver 
seems to have problem at high frequency. From the results in section 4.2.2.3.c), the output 
signal starts to distort with the frequency above 30MHz. 
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The test circuit has a very good noise margin, since all the outputs can reach 
maximum voltage level. The separated power supply pads will improve the noise problem 
by reducing the interference among the circuits successfully. Moreover, as the output 
depends on the power supply, capacitors can be added between the power supply and the 
ground in the testing circuit to filter out the high frequency noises. 
Besides, the limiting factor for the space is the number of pads. The size of the 
layout is larger than what it should be. There is a lot of space inside the chip. However, the 
area size is minimized for each circuit. 
The size of the output driver transistors are larger than that of the proposed circuit. 
A large portion of the power is actually dissipated by the output driver. Thus, power 
consumption of the proposed circuit is lower than the one measured in section 4.2.2.3.d). 
Moreover, some power is dissipated by the devices in the pads and the resistors in the 
external testing circuit. Thus, the recorded values are obtained from the average measured 
values. 
Moreover, a Hspice simulation at different temperature is shown in figure. Li the 
figure, when the temperature increases, the output frequency decreases a little bit. 
However, the linearity of the output frequency keeps good with variations in temperature. 
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• Figure 440 The output frequency of the proposed circuit at different temperature 
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A digital controUed osciUator (DCO) is the heart ofa digitaUy-implemented phase 
locked loop. [5] In this thesis, a new design of digital controUed osciUator (DCO) is 
proposed and implemented. AU the design characteristics, simulation results and testing 
results are shown. After testing the fabricated test chip, the results show the proposed 
circuit can work properly with good Hnearity and high resolution. This matches the 
expected characteristics in section 1.4 and solves the problems of the conventional designs 
which may have Umited resolution, poor Hnearity, high circuit complexity, high power 
consun^)tion and high frequency generator needed. Moreover, the Mearity ofthe output 
frequency is Httle affected by the variations in temperature. 
Comparing to other designs (See Figure 5-1), the output frequency linearity ofthe 
proposed circuit is a Httle bit better than that of the controUed delay ring osciUator, 
especiaUy when the control word is krge. For the divided by N counter and ID counter, for 
the value ofN is hrge, the Unearity is very similar. However, when the N value is small 
the Unearity is better with the proposed circuit. [5][6] 
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• Figure 5-1Comparison ofthe outputfrequency between the proposed DCO and the 
conventional ones. 
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Besides, another added feature of this circuit has been shown, too. The output 
signal is phase-locked to the external input injection signal with a fixed phase error. The 
result is shown in section 4.2.2.3.b). 
The flexibility of this proposed D C O design is very high. The resolution, output 
frequency, linearity and sensitivity can be freely chosen by tuning the size ofthe relevant 
transistors in the circuit. Moreover, this design can be used as an injection lock oscillator 
(ILO) by injecting an external signal to the Vinj input. 
The disadvantage of this proposed circuit is its high dependence on the power 
supply. If there is a relative large variation in the power supply, the output frequency of 
this circuit may vary as well. 
For future work, the linearity of this circuit can be further improved, by using 
another design tool kit or libraries can be used instead of ES2 libraries so that the 
deviations between the model files and the practical devices performance can be reduced. 
Besides, higher speed output driver should be used to improve the shape of the output 
waveform. 
I get a lot from this project. First of all, I know the fiill custom design of C M O S 
circuit with Cadence design framework and gain the experience of analog design. I also 
leam the fabrication process of C M O S designs. Apart from this, I have the chance to 
assemble a testing circuit and to use the testing equipment to investigate the performance 
of the chip. 
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APPENDIX 
Examples of a Hspice simulation file: 
T i t l e : To s i m u l a t e the p e r f o r m a n c e of the dvco (whole circuit) 
e x t r a c t w i t h W / L = 1 1 . 5 / 1 2 and w i t h output d r i v e r , i n v e r t e r W / L = 2/1 
V D D = 5 V , (separate current source) 
* * * * * * * * * * * * * * * * T Y P I C A L CASE 
•k女•k •k女•k •k女女女•k女女女女女女•k •k -k 
*.LIB TYP 
.OPTIONS T N O M = 27.0 SCALM 二 1 A S P E C 二 0 
.MODEL m o d e l 5 N M O S 
+ L E V E L = 6.0 UPDATE = 1.0 
+ N S U B = 1 . 9 6 5 e + 1 6 T〇X = 150.0 B E T A = 97e-6 
+ X J = 0.25u 
+ RSH = 65 
+ M O B = 2 
+ F1 = 372k F2 = 200m U T R A 二 563m 
+ X L = 0.04u LD = O.lu 
+ X W = 0. 9u W D = 0.45u 
+ VT〇 二 815m 
+ NSS 二 0.0 
+ NWE = 193.7n 
+ UFDS 二 99.5m VFDS 二 0.2 FDS = 84m 
+ VBO = 1.50 G A M M A = 764m L G A M M A = 7 05m 
+ VSH = 650m NWM = -197m SCM = 1.733 
+ W I C = 2 NFS = 5E11 W E X = 17 
+ L A M B D A = 10.63u 
+ NU = 1 
+ KU 二 1.405 ECRIT = 87k M B L = 555m 
+ K A = 974m MAL = 295m 
+ CLM 二 3 
+ KCL = 1.0 8 MCL = 4.63 
+ TLEV = 1 
+ BEX = -1.5 TCV = -2m 
+ C A P O P 二 2 . 0 A C M = 2. 0 
+ CJ = 503u MJ = 0.43 
+ CJSW = 109p MJSW = 0.43 PB = 0.675 
+ CGDO = 200p CGS〇 二 200p JS = 2u 
.MODEL model4 PMOS 
+ LEVEL = 6.0 UPDATE = 1.0 
+ N S U B = 2.5e+16 TOX = 150.0 B E T A = 30.16e-6 
+ X J = 0.5u 
+ RSH = 80 
+ M O B = 2 
+ F1 = 483k F2 = 320m UTRA = - 1 9 7 m 
+ XL = 0. 042u LD = 0. lu 
+ XW = 0.9u WD - 0.4 5u 
+ V T O = -1 
+ NWE = 5 6.1n 
+ UFDS = 331m VFDS = 0.5 FDS = 2 8 6m 
+ VBO = 1.5 GAMMA = 587m L G A M M A = 653m 
+ VSH = -116m NWM = -442m SCM = 1.01 
+ w i C = 2 NFS = 6E11 WEX = 14.3 
+ L A M B D A = 14u 
+ NU = 1 
+ KU 二 9.871 ECRIT = 486k MBL = 803m 
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• + K A - 1.082 MAL 二 0 
+ CLM 二 3 
+ KCL 二 41.91m MCL = 6.97 
+ T L E V = 1 
+ BEX = -1.0 TCV = 1.52m 
+ C A P O P = 2.0 A C M = 2.0 
+ CJ = 776u MJ = 0.51 
+ C J S W = 572p M J S W = 0.51 PB = 0.7 
+ C G D O = 2 00p CGSO 二 200p JS = 20u 
.MODEL ND D 
+ C J A = 503u CJP 二 109p 
+ E X A = 0.43 EXP = 0.4 3 PB = 0.675 
.MODEL PD D 
+ C J A = 776u CJP 二 572p 
+ E X A = 0.51 EXP 二 0.51 PB ^ = 0.7 




.param S u p p = 5 V 
^ . p a r a m S o u r c e = 1 3 0 u 
V D D 1 0 DC=Supp 
VcO 6 0 p u l s e ( 0 Supp 100n ln ln 1000n 2000n) 
Vcl 5 0 p u l s e ( 0 Supp 100n ln ln 2000n 4000n) 
Vc2 4 0 p u l s e ( 0 Supp 100n ln ln 4000n 8000n) 
Vc3 9 0 p u l s e ( 0 Supp 100n ln ln 8000n 16000n) 
Vinj 20 0 D C = ' S u p p / 2 ' 
*node3 to node4 
*Vduml 18 17 DC=0 
*node2 to n o d e l 
*Vdum2 22 21 DC=0 
*node2 to nodela 
*Vdum3 22 2 4 D O O 
*node5 to node6 
*Isource 12 0 DC=Source 
.ic V(13)=0 V ( l l ) = S u p p 
Cout 17 0 15p 
.tran O.lns 17000ns uic 
*+ sweep Source 150u 330u 20u 
.probe tran V(17) V(2) V(3) V(11) V(13) V(15) V(16) V(19) V(12) V(14) 
.option post probe measdgt=2 
.measure tran tla Trig V(17) val='Supp/2‘ td=200n rise=l 
+ targ V(17) val='Supp/2‘ td=200n rise=2 
.measure tran tlb Trig V(17) val='Supp/2‘ td=500n rise=l 
+ targ V(17) val='Supp/2‘ td=500n rise=2 
.measure tran tlc Trig V(17) val='Supp/2‘ td=800n rise=l 
+ targ V(17) v a l = ' S u p p / 2 ' td=800n rise=2 
• m e a s u r e tld p a r a m = ' (tla+tlb+tlc)/3' 
•measure tl p a r a m = , l / t l d * l e - 6 ' 
.measure tran t2a Trig V(17) val='Supp/2‘ td=1200n rise=l 
+ targ V(17) val='Supp/2‘ td=1200n rise=2 
.measure tran t2b Trig V(17) val='Supp/2' td=1500n rise=l 
+ targ V(17) v a l = ' S u p p / 2 ' td=1500n rise=2 
.measure tran t2c Trig V(17) val='Supp/2' td=1800n rise=l 
+ targ V(17) val='Supp/2‘ td=1800n rise=2 
.measure t2d param='(t2a+t2b+t2c)/3' 
.measure t2 p a r a m = ' l / t 2 d * l e - 6 ' 
.measure tran t3a Trig V(17) val='Supp/2' td=2200n rise=l 
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+ t a r g V ( 1 7 ) val='Supp/2‘ t d = 2 2 0 0 n rise=2 
.measure t r a n t 3 b Trig V(17) val='Supp/2‘ t d = 2 5 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 2 5 0 0 n rise=2 
.measure t r a n t 3 c Trig V(17) v a l = ' S u p p / 2 ' t d = 2 8 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) v a l = ' S u p p / 2 ' t d = 2 8 0 0 n rise=2 
.measure t 3 d p a r a m = ' ( t 3 a + t 3 b + t 3 c ) / 3 ' 
.measure t3 param=‘l/t3d^le-6‘ 
.measure t r a n t4a Trig V(17) val='Supp/2‘ td - 3 2 0 0 n r i s e = l 
+ t a r g V(17) val='Supp/2‘ td = 3 2 0 0 n rise=2 
.measure t r a n t 4 b T r i g V(17) v a l = ' S u p p / 2 ' t d = 3 5 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 3 5 0 0 n rise=2 
•measure t r a n t4c Trig V(17) val='Supp/2‘ td = 3 8 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 3 8 0 0 n rise=2 
.measure t 4 d p a r a m = ' ( t 4 a + t 4 b + t 4 c ) / 3 ' 
.measure t4 param=‘l/t4d^le-6‘ 
.measure t r a n t5a Trig V(17) val='Supp/2‘ td = 4 2 0 0 n r i s e = l 
+ t a r g V(17) v a l = ' S u p p / 2 ' t d = 4 2 0 0 n rise-2 
.measure t r a n t5b Trig V(17) val='Supp/2‘ td = 4 5 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) v a l = ' S u p p / 2 ' t d = 4 5 0 0 n rise=2 
.measure t r a n t5c Trig V(17) val='Supp/2‘ td= 4 8 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) v a l = ' S u p p / 2 ' t d = 4 8 0 0 n rise=2 
.measure t 5 d p a r a m = ' ( t 5 a + t 5 b + t 5 c ) / 3 ' 
.measure t5 param=‘l/t5d*le-6‘ 
.measure tran t6a Trig V(17) val='Supp/2‘ td= 5 2 0 0 n r i s e = l 
+ t a r g V(17) val='Supp/2‘ td= 5 2 0 0 n rise=2 
.measure t r a n t6b Trig V(17) v a l = ' S u p p / 2 ' t d = 5 5 0 0 n r i s e = l 
+ t a r g V(17) val='Supp/2‘ td=55 0 0 n rise=2 
.measure t r a n t6c Trig V(17) val='Supp/2‘ td=58 0 0 n r i s e = l 
+ t a r g V(17) val='Supp/2‘ td=58 0 0 n rise=2 
• m e a s u r e t6d p a r a m = ' (t6a+t6b+t6c)/3' 
.measure t6 param=‘l/t6d^le-6‘ 
.measure tran t7a Trig V(17) val='Supp/2‘ td=62 0 0 n rise=l 
+ t a r g V(17) val='Supp/2‘ td=6200n rise=2 
.measure t r a n t7b Trig V(17) val='Supp/2‘ td=65 0 0 n rise=l 
+ targ V(17) val='Supp/2‘ td=65 0 0 n rise=2 
.measure tran t7c Trig V(17) val='Supp/2‘ td=6800n rise=l 
+ targ V(17) val='Supp/2‘ td=6800n rise=2 
.measure t7d p a r a m = ' (t7a+t7b+t7c)/3' 
.measure t7 param=‘l/t7d^le-6‘ 
.measure tran t8a Trig V(17) val='Supp/2‘ td=7200n rise=l 
+ targ V(17) val='Supp/2‘ td=7200n rise=2 
.measure tran t8b Trig V(17) val='Supp/2‘ td=7500n rise=l 
+ targ V(17) val='Supp/2‘ td=7500n rise=2 
.measure tran t8c Trig V(17) val='Supp/2‘ td=7800n rise=l 
+ targ V(17) val='Supp/2‘ td=7800n rise=2 
.measure t8d p a r a m = ' (t8a+t8b+t8c)/3' 
.measure t8 p a r a m = ' l / t 8 d * l e - 6 ' 
.measure tran t9a Trig V(17) val='Supp/2‘ td=8200n rise-1 
+ targ V(17) val='Supp/2‘ td=8200n rise=2 
.measure tran t9b Trig V(17) v a l = ' S u p p / 2 ' td=8500n rise=l 
+ targ V(17) val='Supp/2‘ td=8500n rise=2 
.measure tran t9c Trig V(17) v a l = ' S u p p / 2 ' td=8800n rise=l 
+ targ V(17) v a l = ' S u p p / 2 ' td=8800n rise=2 
.measure t9d param='(t9a+t9b+t9c)/3i 
.measure t9 p a r a m = ' l / t 9 d ^ l e - 6 ' 
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.measure t r a n tlOa T r i g V(17) val='Supp/2‘ t d = 9 2 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 9 2 0 0 n rise=2 
.measure t r a n t l O b T r i g V(17) val='Supp/2‘ t d = 9 5 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 9 5 0 0 n rise=2 
.measure t r a n t l O c Trig V(17) val='Supp/2‘ t d = 9 8 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 9 8 0 0 n rise=2 
•measure t l O d p a r a m = ' ( t l O a + t l O b + t l O c ) / 3 ' 
.measure tlO param=‘l/tlOd*le-6' 
.measure t r a n tlla Trig V(17) v a l = ' S u p p / 2 ' t d = 1 0 2 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td - 1 0 2 0 0 n rise=2 
.measure t r a n t l l b Trig V(17) v a l = ' S u p p / 2 ' t d = 1 0 5 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 1 0 5 0 0 n rise=2 
.measure t r a n t l l c Trig V(17) val-'Supp/2‘ td = 1 0 8 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td = 1 0 8 0 0 n rise=2 
.measure t l l d p a r a m = ' ( t l l a + t l l b + t l l c ) / 3 ' 
,measure tll param=‘l/tlld*le-6‘ 
.measure t r a n tl2a Trig V(17) v a l = ' S u p p / 2 ' t d = 1 1 2 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val='Supp/2‘ td= 1 1 2 0 0 n rise=2 
.measure t r a n t l 2 b Trig V(17) val='Supp/2‘ td - 1 1 5 0 0 n r i s e = l 
+ t a r g V ( 1 7 ) val-'Supp/2‘ td = 1 1 5 0 0 n rise=2 
.measure t r a n t l 2 c Trig V(17) v a l = ' S u p p / 2 ' t d = 1 1 8 0 0 n r i s e = l 
+ t a r g V(17) val='Supp/2‘ td= 1 1 8 0 0 n rise=2 
.measure t l 2 d p a r a m = ' (tl2a+tl2b+tl2c)/3' 
.measure tl2 p a r a m = ' l / t l 2 d ^ l e - 6 ' 
.measure tran tl3a Trig V(17) v a l = ' S u p p / 2 ' t d = 1 2 2 0 0 n r i s e = l 
+ targ V(17) val='Supp/2‘ td= 1 2 2 0 0 n rise=2 
.measure t r a n tl3b Trig V(17) v a l = ' S u p p / 2 ' t d = 1 2 5 0 0 n r i s e = l 
+ t a r g V(17) val-'Supp/2‘ td= 1 2 5 0 0 n rise=2 
.measure tran tl3c Trig V(17) v a l = ' S u p p / 2 ' t d = 1 2 8 0 0 n r i s e = l 
+ targ V(17) val='Supp/2‘ td=12 8 0 0 n rise=2 
.measure t l 3 d p a r a m = ' (tl3a+tl3b+tl3c)/3' 
.measure tl3 p a r a m = ' l / t l 3 d * l e - 6 ' 
.measure tran tl4a Trig V(17) v a l = ' S u p p / 2 ' t d = 1 3 2 0 0 n r i s e = l 
+ targ V(17) v a l = ' S u p p / 2 ' t d = 1 3 2 0 0 n rise=2 
.measure tran tl4b Trig V(17) v a l = ' S u p p / 2 ' t d = 1 3 5 0 0 n rise=l 
+ targ V(17) val='Supp/2‘ td=13500n rise=2 
.measure tran tl4c Trig V(17) val='Supp/2‘ td=13 8 0 0 n rise=l 
+ targ V(17) val='Supp/2‘ td=13800n rise=2 
.measure tl4d p a r a m = ' (tl4a+tl4b+tl4c)/3' 
.measure tl4 p a r a m = ' l / t l 4 d * l e - 6 ' 
.measure tran tl5a Trig V(17) val='Supp/2‘ td=14200n rise=l 
+ targ V(17) val='Supp/2‘ td=14200n rise=2 
.measure tran tl5b Trig V(17) val='Supp/2‘ td=14500n rise=l 
+ targ V(17) val='Supp/2‘ td=14500n rise=2 
.measure tran tl5c Trig V(17) v a l = ' S u p p / 2 ' td=14800n rise=l 
+ targ V(17) v a l = ' S u p p / 2 ' td=14800n rise=2 
.measure tl5d p a r a m = ' ( t l 5 a + t l 5 b + t l 5 c ) / 3 ' 
.measure tl5 p a r a m = ' l / t l 5 d * l e - 6 ' 
.measure tran tl6a Trig V(17) v a l = ' S u p p / 2 ' td=15200n rise=l 
+ targ V(17) val='Supp/2‘ td=15200n rise=2 
.measure tran tl6b Trig V(17) val='Supp/2‘ td=155 0 0n rise=l 
+ targ V(17) v a l = ' S u p p / 2 ' td=15500n rise=2 
•measure tran tl6c Trig V(17) val='Supp/2‘ td=15800n rise=l 
+ targ V(17) v a l = ' S u p p / 2 ' td=15800n rise=2 
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. m e a s u r e t l 6 d p a r a m = ' ( t l 6 a + t l 6 b + t l 6 c ) / 3 ' 
. m e a s u r e t l 6 param=‘l/tl6d*le-6‘ 
.end 
Example ofaHspice netlist file: 
* n e t 0 = gnd! 
* n e t 1 = / V d d 
* n e t 2 = /out4 
* n e t 3 = / o u t 3 
* n e t 4 = /C2 
* n e t 5 二 /C1 
* n e t 6 = /C0 
女 n e t 7 = / o u t 2 
* n e t 8 = / o u t l 
* n e t 9 二 /C3 
* n e t 10 = /outO 
* n e t 11 = /10 
* n e t 12 = / n o d e 3 4 
* n e t 13 = /11 
* n e t 14 二 / n o d e 5 6 
女 n e t 15 二 /out 
* n e t 16 = /7 
* n e t 17 = / f o u t 
* n e t 19 = / n o d e 2 1 
* n e t 20 = /Vinj 
* p d ( 0 ) = /+220 
DO 1 1 p d A R E A = 1 . 7 5e-10 P J = 7 . 3 5 e - 0 5 
* p d ( l ) 二 / + 2 1 9 
D1 17 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 2 ) = /+218 
D2 1 1 p d A R E A = 2 e - 1 0 P J = 4 . 1 e - 0 5 
* p d ( 3 ) = /+217 
D3 17 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 4 ) = /+216 
D4 1 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 5 ) = /+215 
D5 17 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 6 ) = /+214 
D6 1 1 p d A R E A = 2 e - 1 0 P J = 4 . 1 e - 0 5 
* p d ( 7 ) 二 /+213 
D7 17 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 8 ) 二 / + 2 1 2 
D8 1 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 9 ) = / + 2 1 1 
D9 17 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
卡 p d ( 1 0 ) 二 /+210 
D10 1 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( l l ) = /+209 
D l l 17 1 p d A R E A = 2 e - 1 0 P J = 4 . l e - 0 5 
* p d ( 1 2 ) = /+208 
D12 1 1 p d AREA=1.75e-10 P J = 7 . 3 5 e - 0 5 
* p d ( 1 3 ) 二 /+207 
D13 2 1 p d A R E A = 2 . l e - 1 0 P J = 8 . 6 8 e - 0 5 
* p d ( 1 4 ) = /+206 
014 1 1 p d A R E A = 2 . 4 e - 1 0 P J = 4 . 7 6 e - 0 5 
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* p d ( 1 5 ) - /+205 
D15 2 1 p d A R E A = 2 . 4 e - 1 0 P J = 4 . 7 6 e - 0 5 
* p d ( 1 6 ) = /+204 
D16 1 1 p d A R E A = 2 . 1 e - 1 0 P J = 8 . 6 8 e - 0 5 
* p d ( 1 7 ) = /+203 
D17 3 1 p d A R E A = 2 . l e - 1 0 P J = 8 . 6 8 e - 0 5 
* p d ( 1 8 ) = /+202 
D18 1 1 p d A R E A = 2 . l e - 1 0 P J = 8 . 6 8 e - 0 5 
* p d ( 1 9 ) 二 /+201 
D19 8 1 p d A R E A = 2 . l e - 1 1 P J - 1 . 4 9 8 e - 0 5 
* p d ( 2 0 ) 二 / + 2 0 0 
D20 7 1 p d A R E A = 6 . 3 e - l l P J = 3 . 0 9 4 e - 0 5 
* p d ( 2 1 ) - /+199 
D21 10 1 p d A R E A = 1 . 4 0 6e-ll P J = 1 . 4 8 6 e - 0 5 
* p d ( 2 2 ) 二 /+198 
D22 1 1 p d A R E A = 2 . 1 e - l l P J = 1 . 4 9 8 e - 0 5 
* p d ( 2 3 ) 二 /+197 
D23 1 1 p d A R E A - 6 . 3 e - l l P J = 3 . 0 9 4 e - 0 5 
* p d ( 2 4 ) = /+196 
D24 1 1 p d A R E A = 1 . 4 2 6e-ll P J = 1 . 5 0 6 e - 0 5 
* p d ( 2 5 ) = /+195 
D25 1 1 p d A R E A = 1 . 4 4 8 e - 1 0 PJ=0.000105 99 
* p d ( 2 6 ) 二 /+194 
D26 11 1 p d A R E A = 4 . 4 e - 1 2 PJ=7.06e-06 
* p d ( 2 7 ) = /+193 
D27 1 1 p d A R E A = 5 . 2 e - 1 2 PJ=7.86e-06 
* p d ( 2 8 ) 二 /+192 
D28 15 1 p d A R E A = 4 . 4 e - 1 2 PJ-7.06e-06 
* p d ( 2 9 ) = /+191 
D29 1 1 p d A R E A = 5 . 2 e - 1 2 PJ=7.86e-06 
* p d ( 3 0 ) = /+190 
D30 13 1 p d A R E A = 3 . 6 8 e - l l PJ=2.1695e-05 
* p d ( 3 1 ) = /+189 
D31 16 1 p d A R E A = 3 . 6 8 e - l l PJ=2.1695e-05 
* p d ( 3 2 ) = /+188 
D32 12 1 p d A R E A = 3 . 8 1 e - 1 0 PJ=0.0002599 
* pd(33) = /+187 
D33 14 1 p d A R E A = 1 . 5 6 e - l l PJ=1.6524e-05 
* pd(34) = /+186 
D34 1 1 p d A R E A = 1 . 5 e - l l PJ=1.6724e-05 
* pd(35) = /+185 
D35 1 1 p d A R E A = 3 . 8 1 e - 1 0 PJ=0.0002599 
* nd(36) = /+184 
D36 〇 0 nd A R E A = 8 . 7 5 e - l l PJ=3.7e-05 
* nd(37) = /+183 
D37 0 17 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(38) = /+182 
D38 0 0 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(39) = /+181 
D39 0 17 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(40) 二 /+180 
D40 0 0 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(41) 二 /+179 
D41 0 17 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(42) 二 /+178 
D42 0 0 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(43) = /+177 
D43 0 17 nd A R E A = l e - 1 0 PJ=1.8e-05 
* nd(44) 二 /+176 
D44 0 0 nd A R E A = 8 . 7 5 e - l l PJ-3.7e-05 
* nd(45) 二 " 1 7 5 
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D45 0 2 n d A R E A = 7 e - l l P J = 3 . 1 e - 0 5 
* nd(4 6) = /+174 
D46 0 0 n d A R E A = 8 e - l l P J = 1 . 6 e - 0 5 
* n d ( 4 7 ) = /+173 
D47 0 2 n d A R E A = 8 e - l l P J = 1 . 6 e - 0 5 
* n d ( 4 8 ) = /+172 
D48 0 0 n d A R E A = 7 e - l l P J = 3 . 1 e - 0 5 
* nd(4 9) = /+171 
D49 0 3 nd A R E A = 7 e - l l PJ=3.1e-05 
* n d ( 5 0 ) 二 /+170 
D50 0 0 n d A R E A - 7 e - l l P J - 3 . 1 e - 0 5 
* n d ( 5 1 ) = /+169 
D51 0 7 n d A R E A = 2 . l e - 1 1 P J = 1 . 4 2 e - 0 5 
* n d ( 5 2 ) = /+168 
D52 0 8 n d A R E A = 1 . 4 0 6 e - l l PJ-1.46e-05 
* n d ( 5 3 ) = /+167 
D53. 0 0 n d A R E A = 2 . le-11 PJ=1.42e-05 
* n d ( 5 4 ) 二 /+166 
D54 0 0 n d A R E A = 1 . 4 2 6e-ll PJ=1.48e-05 
* nd(55) = /+165 
D55 0 0 nd A R E A = 1 . 3 6 6 e - l l PJ=1.54e-05 
* n d ( 5 6 ) = /+164 
D56 0 10 n d A R E A = 1 . 3 7 6e-ll PJ-1.56e-05 
* n d ( 5 7 ) = /+163 
D57 0 19 nd A R E A = 6 e - l l PJ=3e-05 
* nd(58) = /+162 
D58 0 0 nd A R E A = 6 e - l l PJ=3e-05 
* nd(59) = /+161 
D59 0 11 nd A R E A - 4 . 4 e - 1 2 PJ=6.8e-06 
* n d ( 6 0 ) 二 / + 1 6 0 
D60 0 0 nd A R E A = 4 . 8 e - 1 2 PJ=7.2e-06 
* nd(61) = /+159 
D61 0 15 nd A R E A = 4 . 4 e - 1 2 PJ=6.8e-06 
* nd(62) = /+158 
D62 0 0 nd AREA=4 . 8e-12 PJ==7 . 2e-06 
* nd(63) 二 /+157 
D63 0 19 nd A R E A = 3 . 7 5 e - l l PJ=2.1e-05 
* nd(64) = /+156 
D64 0 12 nd A R E A = 9 e - l l PJ=4.2e-05 
* nd(65) = /+155 
D65 0 0 nd A R E A = 9 e - l l PJ=4.2e-05 
* nd(66) = /+154 
D66 0 13 nd A R E A = 3 . 7 5 e - l l PJ=l.le-05 
* nd(67) = /+153 
D67 0 0 nd A R E A = 1 . 5 e - l l PJ=1.2e-05 
* nd(68) = /+152 
D68 0 19 nd A R E A = 1 . 5 e - l l PJ=1.2e-05 
* nd(69) 二 /+151 
D69 0 19 nd A R E A = 3 . 7 5 e - l l PJ=2.le-05 
* nd(70) = /+150 
D70 0 19 nd A R E A = 3 . 7 5 e - l l PJ=2.1e-05 
* nd(71) 二 /+149 
D71 0 0 nd A R E A = 1 . 5 e - l l PJ=1.2e-05 
* nd(72) 二 /+148 
D72 0 14 nd A R E A = 1 . 5 e - l l PJ=1.2e-05 
* nd(73) 二 /+147 
D73 0 16 nd A R E A = 3 . 7 5 e - l l PJ=1.le-05 
* nd(74) 二 /+146 
D7 4 0 19 nd A R E A = 3 . 7 5 e - l l PJ=2.le-05 
* capacitor(75) 二 /+145 
c75 0 17 1.20911e-14 
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* c a p a c i t o r ( 7 8 ) = /+142 
c78 2 17 1 . 7 4 0 2 1 e - 1 4 
* c a p a c i t o r ( 7 9 ) - /+141 
c79 2 0 3 . 3 8 0 6 1 e - 1 4 
* c a p a c i t o r ( 8 0 ) = /+140 
c80 2 1 5 . 5 8 4 6 1 e - 1 4 
* c a p a c i t o r ( 8 1 ) = /+139 
c81 3 0 1.32528e-14 
* c a p a c i t o r ( 8 2 ) = /+138 
c82 3 1 1.42005e-14 
* c a p a c i t o r ( 8 3 ) = /+137 
c83 3 2 4 . 3 5 4 1 e - 1 5 
* c a p a c i t o r ( 8 4 ) = /+136 
c84 7 0 5 . 3 7 3 8 1 e - 1 5 
* c a p a c i t o r ( 8 5 ) = /+135 
c85 7 1 5 . 6 3 9 6 9 e - 1 5 
* c a p a c i t o r ( 8 6 ) = /+134 
c86 7 3 1 . 7 1 8 0 8 e - 1 6 
* c a p a c i t o r ( 8 7 ) = /+133 
c87 8 0 5 . 2 3 9 9 e - 1 5 
* c a p a c i t o r ( 8 8 ) = /+132 
c88 8 1 5 . 3 5 4 3 6 e - 1 5 
* c a p a c i t o r ( 8 9 ) = /+131 
c89 8 3 2 . 9 4 5 1 7 e - 1 7 
* c a p a c i t o r ( 9 0 ) = /+130 
c90 8 7 1 . 3 7 2 6 e - 1 6 
* c a p a c i t o r ( 9 1 ) = /+129 
c91 10 0 1.10772e-14 
* c a p a c i t o r ( 9 2 ) = /+128 
c92 10 1 1.83186e-14 
* c a p a c i t o r ( 9 3 ) = /+127 
c93 10 3 1.01507e-17 
* c a p a c i t o r ( 9 4 ) = /+126 
c94 10 7 6.12128e-17 
* c a p a c i t o r ( 9 5 ) = /+125 
c95 10 8 7.36998e-17 
* c a p a c i t o r ( 9 6 ) = /+124 
c96 15 0 4.68957e-14 
* c a p a c i t o r ( 9 7 ) = /+123 
c97 15 1 1.02653e-14 
* c a p a c i t o r ( 9 8 ) = /+122 
c98 15 7 8 .41739e-19 
^ capacitor(99) = /+121 
c99 15 10 8 . 90611e-16 
* c a p a c i t o r ( 1 0 0 ) = /+120 
clOO 11 0 2.70769e-14 
* c a p a c i t o r ( 1 0 1 ) = /+119 
cl01 11 1 1.64194e-15 
* c a p a c i t o r ( 1 0 2 ) = /+118 
cl02 11 15 1.26055e-15 
* c a p a c i t o r ( 1 0 3 ) 二 /+117 
cl03 12 0 1.44459e-14 
* c a p a c i t o r ( 1 0 4 ) = /+116 
cl04 12 1 8.32e-16 
* c a p a c i t o r ( 1 0 5 ) 二 /+115 
cl05 19 0 3.37075e-14 
* c a p a c i t o r ( 1 0 6 ) 二 /+114 
cl06 19 15 3.22875e-18 
* c a p a c i t o r ( 1 0 7 ) 二 /+113 
cl07 19 11 5.90405e-15 
* c a p a c i t o r ( 1 0 8 ) 二 / + 1 1 2 
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cl06 19 15 3 . 2 2 8 7 5 e - 1 8 
* c a p a c i t o r ( 1 0 7 ) = /+113 
cl07 19 11 5 . 9 0 4 0 5 e - 1 5 
女 c a p a c i t o r ( 1 0 8 ) = /+112 
cl08 19 12 5 . 7 1 4 9 3 e - 1 5 
* c a p a c i t o r ( 1 0 9 ) = /+111 
cl09 13 0 7 . 7 4 0 8 7 e - 1 5 
* c a p a c i t o r ( 1 1 0 ) 二 /+110 
cllO 13 1 2 . 9 0 7 0 2 e - 1 5 
* c a p a c i t o r ( l l l ) = /+109 
c l l l 13 15 1 . 4 2 3 6 6 e - 1 5 
* c a p a c i t o r ( 1 1 2 ) = /+108 
cll2 13 11 2 . 4 8 5 9 3 e - 1 5 
* c a p a c i t o r ( 1 1 3 ) 二 /+107 
cll3 13 19 1 . 5 2 2 2 e - 1 6 
* c a p a c i t o r ( 1 1 4 ) = /+106 
cll4 16 0 1 . 2 7 2 8 e - 1 5 
* c a p a c i t o r ( 1 1 5 ) = /+105 
cll5 16 1 1.78718e-14 
* c a p a c i t o r ( 1 1 6 ) 二 /+104 
cll6 16 19 1 . 2 7 7 1 5 e - 1 6 
* c a p a c i t o r ( 1 1 7 ) = /+103 
cll7 16 13 1 . 0 8 2 7 3 e - 1 5 
* c a p a c i t o r ( 1 1 8 ) = /+102 
cll8 14 0 1.58734e-14 
* c a p a c i t o r ( 1 1 9 ) = /+101 
cll9 14 1 6 . 3 2 6 2 6 e - 1 5 
* c a p a c i t o r ( 1 2 0 ) = /+100 
cl20 14 12 4.29741e-18 
* c a p a c i t o r ( 1 2 1 ) = /+99 
cl21 14 19 7 .2047e-16 
* c a p a c i t o r ( 1 2 2 ) = /+98 
cl22 20 0 1.5504e-14 
* c a p a c i t o r ( 1 2 3 ) = /+97 
cl23 20 11 4.19556e-18 
* c a p a c i t o r ( 1 2 4 ) = /+96 
cl24 20 19 5 . 7 9 9 4 3 e - 1 5 
* c a p a c i t o r ( 1 2 5 ) = /+95 
cl25 20 16 2.484e-15 
* c a p a c i t o r ( 1 2 6 ) = /+94 
cl26 9 1 6.4043e-14 
* c a p a c i t o r ( 1 2 7 ) = /+93 
cl27 9 12 9.86993e-15 
* c a p a c i t o r ( 1 2 8 ) = /+92 
cl28 9 14 8.01429e-18 
* c a p a c i t o r ( 1 2 9 ) = /+91 
cl29 4 1 3.0521e-14 
* c a p a c i t o r ( 1 3 0 ) = /+90 
cl30 4 12 1.95097e-15 
* c a p a c i t o r ( 1 3 1 ) = /+89 
cl31 4 9 2.2e-17 
* c a p a c i t o r ( 1 3 2 ) 二 /+88 
cl32 5 1 1.86301e-14 
* capacitor(133) 二 /+87 
cl33 5 12 1.93088e-15 
* c a p a c i t o r ( 1 3 4 ) = /+86 
cl34 5 4 9.88406e-18 
* capacitor(135) = /+85 
cl35 6 0 1.8894e-15 
* capacitor(136) = /+84 
cl36 6 1 1.37863e-14 
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* c a p a c i t o r ( 1 3 9 ) = /+81 
cl39 1 0 3 . 0 1 2 2 e - 1 2 
* c a p a c i t o r ( 1 4 0 ) 二 /+80 
cl40 2 〇 6 . 8 0 1 3 6 e - 1 3 
* c a p a c i t o r ( 1 4 1 ) 二 /+79 
c l 4 1 3 0 3 . 2 5 6 2 1 e - 1 3 
* c a p a c i t o r ( 1 4 2 ) = /+78 
cl42 7 0 1 . 1 0 6 6 8 e - 1 3 
* c a p a c i t o r ( 1 4 3 ) = /+77 
cl43 8 0 5 . 9 7 6 7 4 e - 1 4 
* c a p a c i t o r ( 1 4 4 ) - /+76 
cl44 10 0 7 . 8 1 8 5 9 e - 1 4 
* c a p a c i t o r ( 1 4 5 ) = /+75 
cl45 15 0 9.95972e-14 
* c a p a c i t o r ( 1 4 6 ) = /+74 
cl46 11 0 5 . 7 9 0 4 4 e - 1 4 
* c a p a c i t o r ( 1 4 7 ) = /+73 
cl47 12 0 6 . 1 0 7 1 1 e - 1 3 
* c a p a c i t o r ( 1 4 8 ) 二 /+72 
cl48 19 0 2 . 5 2 6 0 8 e - 1 3 
* c a p a c i t o r ( 1 4 9 ) = /+71 
cl49 13 0 9.27622e-14 
* c a p a c i t o r ( 1 5 0 ) == / + 70 
cl50 16 0 1 . 0 1 0 6 e - 1 3 
* c a p a c i t o r ( 1 5 1 ) = /+69 
cl51 14 0 7.29038e-14 
* c a p a c i t o r ( 1 5 2 ) = /+68 
cl52 20 0 2.3617e-14 
* c a p a c i t o r ( 1 5 3 ) = /+67 
cl53 9 0 1 . 1 7 9 2 e - 1 3 
* c a p a c i t o r ( 1 5 4 ) = /+66 
cl54 4 0 5 . 5396e-14 
^ c a p a c i t o r ( 1 5 5 ) = /+65 
cl55 5 0 3.5786e-14 
* c a p a c i t o r ( 1 5 6 ) = /+64 
cl56 6 0 3.1124e-14 
*odel model4 p m o s lev.el=2 vto=-0 . 7 gamma=0 . 4 kp=l. 5e-05 
* a m b d a = 0 . 0 3 t o x = 6 e - 0 7 
* p f e t ( 1 5 7 ) 二 /+63 
ml57 1 2 17 1 model4 w = 5 0 u l=lu 
* p f e t ( 1 5 8 ) = /+62 
ml58 17 2 1 1 model4 w = 5 0 u l=lu 
* p f e t ( 1 5 9 ) = /+61 
m l 5 9 1 2 17 1 model4 w=50u l=lu 
* p f e t ( 1 6 0 ) 二 /+6〇 
m l 6 0 17 2 1 1 model4 w = 5 0 u l=lu 
* p f e t ( 1 6 1 ) 二 /+59 
m l 6 1 1 2 17 1 model4 w=50u l=lu 
* p f e t ( 1 6 2 ) 二 /+58 
ml62 17 2 1 1 model4 w=50u l=lu 
* p f e t ( 1 6 3 ) = /+57 
ml63 1 2 17 1 model4 w=50u l=lu 
* pfet (164) = / + 56 
ml64 17 2 1 1 model4 w=50u l=lu 
* pfet(165) = /+55 
m l 6 5 1 2 17 1 model4 w=50u l=lu 
* pfet(166) = /+54 
m l 6 6 17 2 1 1 model4 w=50u l=lu 
* p f e t ( 1 6 7 ) = /+53 
ml67 1 2 17 1 model4 w=50u l=lu 
* p f e t (168) 二 / + 52 
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m l 6 8 17 2 1 1 m o d e l 4 w = 5 0 u l=lu 
* p f e t ( 1 6 9 ) = /+51 
m l 6 9 2 3 1 1 m o d e l 4 w = 6 0 u l=lu 
* p f e t ( 1 7 0 ) = /+50 
m l 7 0 1 3 2 1 m o d e l 4 w = 6 0 u l=lu 
* p f e t ( 1 7 1 ) 二 /+49 
m l 7 1 2 3 1 1 m o d e l 4 w = 6 0 u l=lu 
* p f e t ( 1 7 2 ) = /+48 
m l 7 2 3 7 1 1 m o d e l 4 w = 6 0 u l=lu 
* p f e t ( 1 7 3 ) 二 /+47 
m l 7 3 8 10 1 1 m o d e l 4 w = 6 u l=lu ‘ 
* p f e t ( 1 7 4 ) = /+46 
ml74 7 8 1 1 m o d e l 4 w = 1 8 u l=lu 
* p f e t ( 1 7 5 ) = /+45 
m l 7 5 10 15 1 1 m o d e l 4 w = 2 u l=lu 
* p f e t (176) = / + 44 
m l 7 6 11 15 1 1 m o d e l 4 w = 2 u l=lu 
* p f e t ( 1 7 7 ) = /+43 
m l 7 7 15 13 1 1 m o d e l 4 w = 2 u l=lu 
* p f e t ( 1 7 8 ) = /+42 
ml78 13 16 1 1 m o d e l 4 w = l l . 5 u l=12u 
* p f e t ( 1 7 9 ) = /+41 
m l 7 9 16 16 1 1 model4 w = 1 1 . 5 u l=12u 
* p f e t (180) = / + 40 
m l 8 0 12 6 1 1 m o d e l 4 w = 2 u l=20u 
* p f e t ( 1 8 1 ) 二 /+39 
m l 8 1 12 9 1 1 model4 w = 2 u l=20u 
* p f e t ( 1 8 2 ) 二 /+38 
m l 8 2 12 9 1 1 model4 w = 2 u l=20u 
* p f e t ( 1 8 3 ) 二 /+37 
m l 8 3 12 4 1 1 model4 w = 2 u l=20u 
* p f e t ( 1 8 4 ) = /+36 
ml84 12 9 1 1 model4 w = 2 u l=20u 
* p f e t ( 1 8 5 ) 二 /+35 
m l 8 5 12 4 1 1 model4 w=2u l=20u 
* p f e t ( 1 8 6 ) = /+34 
m l 8 6 12 9 1 1 model4 w=2u l=20u 
* p f e t ( 1 8 7 ) = /+33 
ml87 12 4 1 1 model4 w=2u l=20u 
* p f e t ( 1 8 8 ) = /+32 
ml88 12 9 1 1 model4 w=2u l=20u 
* p f e t ( 1 8 9 ) = /+31 
m l 8 9 12 4 1 1 model4 w=2u l=20u 
* p f e t ( 1 9 0 ) = /+30 
m l 9 0 12 9 1 1 model4 w=2u l=20u 
* p f e t ( 1 9 1 ) = /+29 “ 
m l 9 1 12 5 1 1 model4 w=2u l=20u 
* p f e t ( 1 9 2 ) 二 /+28 
ml92 12 9 1 1 model4 w=2u l=20u 
* p f e t ( 1 9 3 ) 二 /+27 
m l 9 3 12 5 1 1 model4 w=2u l=20u 
* p f e t ( 1 9 4 ) 二 /+26 
itil94 12 9 1 1 model4 w=2u l=20u 
* pfet (195) = / + 25 
m l 9 5 14 14 1 1 model4 w=2.8u l=2u 
^odel m o d e l 5 nmos level=2 vto=0.7 gamma=0.2 kp=3e-05 
*ambda=0.02 tox=6e-07 
* nfet (196) = / + 24 
m l 9 6 0 2 17 0 model5 w=25u 1 - l u 
* nfet(197) = /+23 
ml97 17 2 0 0 model5 w=25u l=lu 
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* n f e t ( 1 9 6 ) = /+24 
m l 9 6 〇 2 17 〇 m o d e l 5 w = 2 5 u l=lu 
* n f e t ( 1 9 7 ) = /+23 
m l 9 7 17 2 0 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t ( 1 9 8 ) = /+22 
m l 9 8 0 2 17 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t ( 1 9 9 ) = /+21 
m l 9 9 17 2 0 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t (200) = / + 20 
m 2 0 0 0 2 17 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t (201) - / + 19 
m2 01 17 2 0 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t ( 2 0 2 ) = /+18 
m 2 0 2 0 2 17 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t ( 2 0 3 ) = /+17 
m 2 0 3 17 2 0 0 m o d e l 5 w = 2 5 u l=lu 
* n f e t ( 2 0 4 ) = /+16 
m204 2 3 0 0 m o d e l 5 w=2 0u l=lu 
* n f e t ( 2 0 5 ) = /+15 
m 2 0 5 0 3 2 0 m o d e l 5 w=2 0u l=lu 
* n f e t ( 2 0 6 ) = /+14 
m2 0 6 2 3 0 0 m o d e l 5 w = 2 0 u l=lu 
* n f e t ( 2 0 7 ) = /+13 
m 2 0 7 3 7 0 0 m o d e l 5 w = 2 0 u l=lu 
* n f e t ( 2 0 8 ) = /+12 
m2 08 8 10 0 0 m o d e l 5 w = 2 u l=lu 
* n f e t ( 2 0 9 ) = /+11 
m2 0 9 7 8 0 0 m o d e l 5 w = 6 u l=lu 
* n f e t ( 2 1 0 ) = /+10 
m 2 1 0 0 15 10 0 m o d e l 5 w=lu l=lu 
* n f e t ( 2 1 1 ) = /+9 
m 2 1 1 0 12 19 0 m o d e l 5 w = 2 0 u l=lOu 
* n f e t ( 2 1 2 ) = /+8 
m 2 1 2 11 15 0 0 m o d e l 5 w=2u l=lu 
^ n f e t ( 2 1 3 ) = /+7 
m 2 1 3 15 13 0 0 m o d e l 5 w=2u l=lu 
* n f e t ( 2 1 4 ) 二 /+6 
m214 19 11 13 0 m o d e l 5 w = 1 2 . 5 u l=4u 
* n f e t ( 2 1 5 ) = /+5 
m 2 1 5 0 12 12 0 m o d e l 5 w=30u l=lOu 
* n f e t ( 2 1 6 ) = /+4 
m 2 1 6 13 11 19 0 m o d e l 5 w = 1 2 . 5 u l=4u 
^ nfet (217) = / + 3 
m217 19 14 0 0 m o d e l 5 w=5u l=5u 
* n f e t ( 2 1 8 ) = /+2 
m218 19 20 16 0 model5 w = 1 2 . 5 u l=4u 
* n f e t ( 2 1 9 ) = /+1 
m 2 1 9 14 14 0 0 model5 w=5u l=5u 
* nfet(220) = /+0 
m22 0 16 20 19 0 model5 w=12.5u l=4u 
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